From post

Applying TMR in Hardware Accelerators Generated by High-Level Synthesis Design Flow for Mitigating Multiple Bit Upsets in SRAM-Based FPGAs.

, , , , и . ARC, том 10216 из Lecture Notes in Computer Science, стр. 202-213. (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Evaluation of fault attack detection on SRAM-based FPGAs., и . LATS, стр. 1-6. IEEE, (2017)Comparing Exhaustive and Random Fault Injection Methods for Configuration Memory on SRAM-based FPGAs., и . LATS, стр. 1-6. IEEE, (2019)Applying TMR in Hardware Accelerators Generated by High-Level Synthesis Design Flow for Mitigating Multiple Bit Upsets in SRAM-Based FPGAs., , , , и . ARC, том 10216 из Lecture Notes in Computer Science, стр. 202-213. (2017)Comparative Analysis of Inference Errors in a Neural Network Implemented in SRAM-Based FPGA Induced by Neutron Irradiation and Fault Injection Methods., , , , и . SBCCI, стр. 1-6. IEEE, (2018)Exploiting approximate computing for low-cost fault tolerant architectures., , , , и . SBCCI, стр. 3. ACM, (2019)Investigating Floating-Point Implementations in a Softcore GPU under Radiation-Induced Faults., , , , , , и . ICECS, стр. 1-4. IEEE, (2020)Reliability evaluation on interfacing with AXI and AXI-S on Xilinx Zynq-7000 AP-SoC., и . LATS, стр. 1-6. IEEE, (2018)Reliability analysis on case-study traffic sign convolutional neural network on APSoC., , , , и . LATS, стр. 1-6. IEEE, (2018)Analyzing AXI Streaming Interface for Hardware Acceleration in AP-SoC Under Soft Errors., и . ARC, том 10824 из Lecture Notes in Computer Science, стр. 243-254. Springer, (2018)Experimental Applications on SRAM-Based FPGA for the NanosatC-BR2 Scientific Mission., , , , , , , и . IPDPS Workshops, стр. 140-146. IEEE, (2019)