Author of the publication

A Multi-Bit PFD Architecture for ADPLLs with Built-In Jitter Self-Calibration.

, , , and . ISCAS, page 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hardware Implementation of an OPC UA Server for Industrial Field Devices., , , , , , , , , and 6 other author(s). CoRR, (2021)An all-digital PWM generator with 62.5ps resolution in 28nm CMOS technology., , , and . ISCAS, page 1738-1741. IEEE, (2015)ZEN: A flexible energy-efficient hardware classifier exploiting temporal sparsity in ECG data., , , , , , , , and . AICAS, page 214-217. IEEE, (2022)A 3.3V Saturation-Aware Neurostimulator with Reset Functionality in 22 nm FDSOI., , , , , , , and . NEWCAS, page 1-5. IEEE, (2023)Ultra-High Compression of Twiddle Factor ROMs in Multi-Core DSP for FMCW Radars., , , , , , , , and . ISCAS, page 1-5. IEEE, (2021)Live demonstration: Dynamic voltage and frequency scaling for neuromorphic many-core systems., , , , , , , , , and 10 other author(s). ISCAS, page 1. IEEE, (2017)Adaptive Body Bias Aware Implementation for Ultra-Low-Voltage Designs in 22FDX Technology., , , , , , , , , and 7 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 2159-2163 (2020)SpiNNaker 2: A 10 Million Core Processor System for Brain Simulation and Machine Learning., , and . CoRR, (2019)Opportunities For A Hardware-Based OPC UA Server Implementation In Industry 4.0., , , , , , , , , and 3 other author(s). IECON, page 1-6. IEEE, (2021)Low-Power Low-Latency Keyword Spotting and Adaptive Control with a SpiNNaker 2 Prototype and Comparison with Loihi., , , , , , , , , and . CoRR, (2020)