Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An area and energy efficient design of domain-wall memory-based deep convolutional neural networks using stochastic computing.

X. Ma, Y. Zhang, G. Yuan, A. Ren, Z. Li, J. Han, J. Hu, and Y. Wang. ISQED, page 314-321. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jun Hu

Zaijun Hu

Bing Hu

Hu Wang

Ruguo Hu

Other publications of authors with the same name

Virtual-machine metadata optimization for I/O traffic reduction in mobile virtualization.R. Chen, Y. Wang, J. Hu, D. Liu, Z. Shao, and Y. Guan. NVMSA, page 1-2. IEEE, (2014)Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory.M. Qiu, J. Wu, C. Xue, J. Hu, W. Tseng, and E. Sha. FPL, page 459-462. IEEE, (2008)AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory.M. Xie, S. Li, A. Glova, J. Hu, Y. Wang, and Y. Xie. DATE, page 625-628. IEEE, (2018)Towards Independent On-device Artificial Intelligence.Y. Wu, and J. Hu. ISVLSI, page 351. IEEE, (2022)Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation.J. Hu, W. Tseng, C. Xue, Q. Zhuge, Y. Zhao, and E. Sha. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (4): 584-592 (2011)CORUSCANT: Fast Efficient Processing-in-Racetrack Memories.S. Ollivier, S. Longofono, P. Dutta, J. Hu, S. Bhanja, and A. Jones. MICRO, page 784-798. IEEE, (2022)Minimizing accumulative memory load cost on multi-core DSPs with multi-level memory.J. Hu, Y. He, Q. Zhuge, E. Sha, C. Xue, and Y. Zhao. J. Syst. Archit., 59 (7): 389-399 (2013)Developing a Miniature Energy-Harvesting-Powered Edge Device with Multi-Exit Neural Network.Y. Li, Y. Wu, X. Zhang, E. Hamed, J. Hu, and I. Lee. ISCAS, page 1-5. IEEE, (2021)Dynamic and Leakage Power Minimization with Loop Voltage Scheduling and Assignment.M. Qiu, J. Wu, J. Hu, Y. He, and E. Sha. EUC (1), page 192-198. IEEE Computer Society, (2008)Co-Exploring Neural Architecture and Network-on-Chip Design for Real-Time Artificial Intelligence.L. Yang, W. Jiang, W. Liu, E. Sha, Y. Shi, and J. Hu. ASP-DAC, page 85-90. IEEE, (2020)

BibSonomy

Disambiguation of "Hu, Jingtong"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An area and energy efficient design of domain-wall memory-based deep convolutional neural networks using stochastic computing.

Please choose a person to relate this publication to

Jun Hu

Zaijun Hu

Bing Hu

Hu Wang

Ruguo Hu

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Hu, Jingtong"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML An area and energy efficient design of domain-wall memory-based deep convolutional neural networks using stochastic computing.

Please choose a person to relate this publication to

Jun Hu

Zaijun Hu

Bing Hu

Hu Wang

Ruguo Hu

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An area and energy efficient design of domain-wall memory-based deep convolutional neural networks using stochastic computing.