Author of the publication

An efficient maximum-redundancy radix-8 SRT division and square-root method.

, and . IEEE J. Solid State Circuits, 30 (1): 29-38 (January 1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 5T Sram Cell with 4 Power Terminals for Read/Write/Standby Assist.. CDES, page 10-16. CSREA Press, (2009)An efficient maximum-redundancy radix-8 SRT division and square-root method., and . IEEE J. Solid State Circuits, 30 (1): 29-38 (January 1995)User selectable feature support for an embedded processor., , , and . ISCAS (1), page 9-12. IEEE, (1999)SoC Features for a Multi-Processor WCDMA Base-station Modem., , and . IWSOC, page 318-321. IEEE Computer Society, (2004)Dynamic Power Reduction in a Novel CMOS 5T-SRAM for Low-Power SoC, and . CoRR, (2013)A New Single-Ended SRAM Cell With Write-Assist.. IEEE Trans. Very Large Scale Integr. Syst., 15 (2): 173-181 (2007)A parallel embedded-processor architecture for ATM reassembly., and . IEEE/ACM Trans. Netw., 7 (1): 23-37 (1999)A Greedy Router with Technology Targetable Output., and . Great Lakes Symposium on VLSI, page 252-255. IEEE Computer Society, (1999)A Low-Power, Pulsed Domino CMOS 64-bit Adder.. CDES, page 55-60. CSREA Press, (2010)A framework for high-speed parallel-prefix adder performance evaluation and comparison.. I. J. Circuit Theory and Applications, 43 (10): 1474-1490 (2015)