Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

The design methodology and implementation of a first-generation CELL processor: a multi-core SoC.

D. Pham, E. Behnen, M. Bolliger, H. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, B. Le, Y. Masubuchi, S. Posluszny, M. Riley, M. Suzuoki, M. Wang, J. Warnock, S. Weitzel, D. Wendel, and K. Yazawa. CICC, page 45-49. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephen Wagner

Stephen Novak

Stephen Robinson

Stephen Stürzenbaum

Andreas Stephen

Other publications of authors with the same name

A cycle accurate power estimation tool.R. Chaudhry, D. Stasiak, S. Posluszny, and S. Dhong. ASP-DAC, page 867-870. IEEE, (2006)The Titanic: what went wrong!S. Nassif, P. Zuchowski, C. Moughanni, M. Moosa, S. Posluszny, and W. Vercruysse. DAC, page 349-350. ACM, (2005)IBM POWER8 circuit design and energy optimization.V. Zyuban, J. Friedrich, D. Dreps, J. Pille, D. Plass, P. Restle, Z. Deniz, M. Ziegler, S. Chu, M. Islam and 13 other author(s). IBM J. Res. Dev., (2015)"Timing closure by design, " a high frequency microprocessor design methodology.S. Posluszny, N. Aoki, D. Boerstler, P. Coulman, S. Dhong, B. Flachs, H. Hofstee, N. Kojima, O. Kwon, K. Lee and 7 other author(s). DAC, page 712-717. ACM, (2000)Design methodology for a 1.0 GHz microprocessor.S. Posluszny, N. Aoki, D. Boerstler, J. Burns, S. Dhong, U. Ghoshal, H. Hofstee, D. LaPotin, K. Lee, D. Meltzer and 5 other author(s). ICCD, page 17-23. IEEE Computer Society, (1998)Cell Processor Low-Power Design Methodology.D. Stasiak, R. Chaudhry, D. Cox, S. Posluszny, J. Warnock, S. Weitzel, D. Wendel, and M. Wang. IEEE Micro, 25 (6): 71-78 (2005)Cell Broadband Engine Processor Design Methodology.O. Takahashi, E. Behnen, S. Cottier, P. Coulman, S. Dhong, B. Flachs, H. Hofstee, C. Johnson, and S. Posluszny. CICC, page 711-716. IEEE, (2007)Designing for a gigahertz guTS integer processor.H. Hofstee, S. Dhong, D. Meltzer, K. Nowka, J. Silberman, J. Burns, S. Posluszny, and O. Takahashi. IEEE Micro, 18 (3): 66-74 (1998)Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor.D. Pham, H. Anderson, E. Behnen, M. Bolliger, S. Gupta, H. Hofstee, P. Harvey, C. Johns, J. Kahle, A. Kameyama and 13 other author(s). ASP-DAC, page 871-878. IEEE, (2006)The design methodology and implementation of a first-generation CELL processor: a multi-core SoC.D. Pham, E. Behnen, M. Bolliger, H. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, B. Le, Y. Masubuchi and 8 other author(s). CICC, page 45-49. IEEE, (2005)

BibSonomy

Disambiguation of "Posluszny, Stephen D."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

The design methodology and implementation of a first-generation CELL processor: a multi-core SoC.

Please choose a person to relate this publication to

Stephen Wagner

Stephen Novak

Stephen Robinson

Stephen Stürzenbaum

Andreas Stephen

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Posluszny, Stephen D."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML The design methodology and implementation of a first-generation CELL processor: a multi-core SoC.

Please choose a person to relate this publication to

Stephen Wagner

Stephen Novak

Stephen Robinson

Stephen Stürzenbaum

Andreas Stephen

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

The design methodology and implementation of a first-generation CELL processor: a multi-core SoC.