Author of the publication

Circuit design for beyond von Neumann applications using emerging memory: From nonvolatile logics to neuromorphic computing.

, , , , , , , , , and . ISQED, page 23-28. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Accurate and Fast Estimation of Junction Band-to-Band Leakage in Nanometer-Scale MOSFET., , and . APCCAS, page 956-959. IEEE, (2006)A "Near-the-Best" System-Level Design Methodology of Multi-Core H.264 Video Decoder Based on the Parallelized Multi-Core Simulator., , , , and . Journal of Circuits, Systems, and Computers, (2012)Enable Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud., , , , , , , and . FPGA, page 317. ACM, (2020)DVFS-Based Long-Term Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (11): 2981-2994 (2017)Adaptive Circuit Approaches to Low-Power Multi-Level/Cell FeFET Memory., , , , , , and . ASP-DAC, page 407-413. IEEE, (2020)Temperature-Aware NBTI Modeling and the Impact of Standby Leakage Reduction Techniques on Circuit Performance Degradation., , , , , and . IEEE Trans. Dependable Secur. Comput., 8 (5): 756-769 (2011)14.3 A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS/W System Energy Efficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter/Intra-Macro Data Reuse., , , , , , , , , and 1 other author(s). ISSCC, page 234-236. IEEE, (2020)TSV-aware topology generation for 3D Clock Tree Synthesis., , , , , , and . ISQED, page 300-307. IEEE, (2013)A fault-tolerant structure for reliable multi-core systems based on hardware-software co-design., , , and . ISQED, page 191-197. IEEE, (2010)A Novel Reconfigurable Computing Architecture for Image Signal Processing Using Circuit-Switched NoC and Synchronous Dataflow Model., , , and . CoRR, (2013)