Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Robust High-dimensional Memory-augmented Neural Networks., , , , , , and . CoRR, (2020)HERMES-Core - A 1.59-TOPS/mm2 PCM on 14-nm CMOS In-Memory Compute Core Using 300-ps/LSB Linearized CCO-Based ADCs., , , , , , , , , and 14 other author(s). IEEE J. Solid State Circuits, 57 (4): 1027-1038 (2022)WHYPE: A Scale-Out Architecture With Wireless Over-the-Air Majority for Scalable In-Memory Hyperdimensional Computing., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 13 (1): 137-149 (March 2023)Decoding Superpositions of Bound Symbols Represented by Distributed Representations., , , , and . NeSy, volume 3432 of CEUR Workshop Proceedings, page 279-288. CEUR-WS.org, (2023)Limits of Transformer Language Models on Learning Algorithmic Compositions., , , , , and . CoRR, (2024)Applications of Computation-In-Memory Architectures based on Memristive Devices., , , , , , , , , and 3 other author(s). DATE, page 486-491. IEEE, (2019)Constrained Few-shot Class-incremental Learning., , , , , and . CVPR, page 9047-9057. IEEE, (2022)TCNCA: Temporal Convolution Network with Chunked Attention for Scalable Sequence Processing., , , , , and . CoRR, (2023)Generalized Key-Value Memory to Flexibly Adjust Redundancy in Memory-Augmented Networks., , , , and . IEEE Trans. Neural Networks Learn. Syst., 34 (12): 10993-10998 (December 2023)In-memory Vector Symbolic Architectures.. ETH Zurich, Zürich, Switzerland, (2023)base-search.net (ftethz:oai:www.research-collection.ethz.ch:20.500.11850/625319).