Author of the publication

An FPGA-Based Hardware Accelerator for CNNs Inference on Board Satellites: Benchmarking with Myriad 2-Based Solution for the CloudScout Case Study.

, , , , , , and . Remote. Sens., 13 (8): 1518 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Dinelli, Gianmarco
add a person with the name Dinelli, Gianmarco
 

Other publications of authors with the same name

MEM-OPT: A Scheduling and Data Re-Use System to Optimize On-Chip Memory Usage for CNNs On-Board FPGAs., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 10 (3): 335-347 (2020)An FPGA-Based Hardware Accelerator for CNNs Using On-Chip Memories Only: Design and Benchmarking with Intel Movidius Neural Compute Stick., , , , and . Int. J. Reconfigurable Comput., (2019)Advantages and Limitations of Fully on-Chip CNN FPGA-Based Hardware Accelerator., , , and . ISCAS, page 1-5. IEEE, (2020)A Complete EGSE Solution for the SpaceWire and SpaceFibre Protocol Based on the PXI Industry Standard., , , , , and . Sensors, 19 (22): 5013 (2019)An FPGA-Based Hardware Accelerator for CNNs Inference on Board Satellites: Benchmarking with Myriad 2-Based Solution for the CloudScout Case Study., , , , , , and . Remote. Sens., 13 (8): 1518 (2021)A SpaceFibre multi lane codec System on a Chip: enabling technology for low cost satellite EGSE., , , and . PRIME, page 173-176. IEEE, (2018)Design of a SpaceFibre High-Speed Satellite Interface ASIC., , , , and . ApplePies, volume 627 of Lecture Notes in Electrical Engineering, page 483-488. Springer, (2019)A Configurable Hardware Word Re-Ordering Block for Multi-Lane Communication Protocols: Design and Use Case., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 102-A (5): 747-749 (2019)Integration of a SpaceFibre IP Core with the LEON3 Microprocessor Through an AMBA AHB Bus., , , , , and . ApplePies, volume 627 of Lecture Notes in Electrical Engineering, page 499-504. Springer, (2019)AXI4LV: Design and Implementation of a Full-Speed AMBA AXI4-Burst DMA Interface for LabVIEW FPGA., , , , and . ApplePies, volume 627 of Lecture Notes in Electrical Engineering, page 541-548. Springer, (2019)