( en | de | ru )

 

Disambiguation of "Ning, Sheyang"

Author of the publication

copydeleteadd this publication to your clipboard
Adaptive Comparator Bias-Current Control of 0.6 V Input Boost Converter for ReRAM Program Voltages in Low Power Embedded Applications.

, , , , and . IEEE J. Solid State Circuits, 51 (10): 2389-2397 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Angelika Ning

Jing Ning

Hans Ningel

Werner Yu-fung Ning

Michael Ningler

 

Other publications of authors with the same name

Adaptive Comparator Bias-Current Control of 0.6 V Input Boost Converter for ReRAM Program Voltages in Low Power Embedded Applications., , , , and . IEEE J. Solid State Circuits, 51 (10): 2389-2397 (2016)Advanced Bit Flip Concatenates BCH Code Demonstrates 0.93% Correctable BER and Faster Decoding on (36 864, 32 768) Emerging Memories.. IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (12): 4404-4412 (2018)Design Methodology for Highly Reliable, High Performance ReRAM and 3-Bit/Cell MLC NAND Flash Solid-State Storage., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (3): 844-853 (2015)Comprehensive comparison of 3D-TSV integrated solid-state drives (SSDs) with storage class memory and NAND flash memory., , , and . 3DIC, page TS6.2.1-TS6.2.5. IEEE, (2015)19.6 Hybrid storage of ReRAM/TLC NAND Flash with RAID-5/6 for cloud data centers., , , , and . ISSCC, page 336-337. IEEE, (2014)Improving Resistive RAM Hard and Soft Decision Correctable BERs by Using Improved-LLR and Reset-Check-Reverse-Flag Concatenating LDPC Code.. IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 2164-2168 (2020)Variation of SCM/NAND Flash Hybrid SSD Performance, Reliability and Cost by Using Different SSD Configurations and Error Correction Strengths., , , and . IEICE Trans. Electron., 99-C (4): 444-451 (2016)Reset-Check-Reverse-Flag Scheme on NRAM With 50% Bit Error Rate or 35% Parity Overhead and 16% Decoding Latency Reductions for Read-Intensive Storage Class Memory., , , , , , , and . IEEE J. Solid State Circuits, 51 (8): 1938-1951 (2016)0.6 V operation, 26% smaller voltage ripple, 9% energy efficient boost converter with adaptively optimized comparator bias-current for ReRAM program in low power IoT embedded applications., , , , and . A-SSCC, page 1-4. IEEE, (2015)