( en | de | ru )

 

Disambiguation of "Lee, Doowon"

Author of the publication

copydeleteadd this publication to your clipboard
Low-Overhead Microarchitectural Patching for Multicore Memory Subsystems.

, , and . ICCD, page 17-25. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xavier Lee Lee

Bongsoo Lee

The role of negative regulators in coordination of the Myxococcus xanthus developmental program. Uni Marburg, (2009)

Min-Hi Lee

Induction and regulation of antiviral defence mechanisms through intracytoplasmic sensors. HU Berlin, (2009)

Sangbok Lee

Nathaniel Lee

 

Other publications of authors with the same name

MTraceCheck: Validating Non-Deterministic Behavior of Memory Consistency Models in Post-Silicon Validation., and . ISCA, page 201-213. ACM, (2017)Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification., , , , , , and . DAC, page 24:1-24:6. ACM, (2016)AGARSoC: Automated test and coverage-model generation for verification of accelerator-rich SoCs., , , , and . ASP-DAC, page 45-50. IEEE, (2017)Low-Overhead Microarchitectural Patching for Multicore Memory Subsystems., , and . ICCD, page 17-25. IEEE Computer Society, (2018)Brisk and limited-impact NoC routing reconfiguration., , and . DATE, page 1-6. European Design and Automation Association, (2014)NoCVision: A Network-on-Chip Dynamic Visualization Solution., , , and . NoCArc@MICRO, page 21-26. ACM, (2015)Highly Fault-tolerant NoC Routing with Application-aware Congestion Management., , and . NOCS, page 10:1-10:8. ACM, (2015)Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms., , , , , , , and . ICCAD, page 311-317. IEEE, (2013)Self-Rectifying Characteristics Observed in O-Doped ZrN Resistive Switching Memory Devices Using Schottky Barrier Type Bottom Electrode., , , and . IEEE Access, (2021)Decompose and Conquer: Addressing Evasive Errors in Systems on Chip.. University of Michigan, USA, (2018)