Author of the publication

Low-Power Data Streaming in Systolic Arrays with Bus-Invert Coding and Zero-Value Clock Gating.

, , , and . MOCAST, page 1-4. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Toward efficient check-pointing and rollback under on-demand SBST in chip multi-processors., , and . IOLTS, page 110-115. IEEE, (2015)Switch folding: network-on-chip routers with time-multiplexed output ports., , , and . DATE, page 344-349. EDA Consortium San Jose, CA, USA / ACM DL, (2013)A High-Performance and Energy-Efficient Virtually Tagged Stack Cache Architecture for Multi-core Environments., , , and . HPCC, page 58-67. IEEE, (2011)Variation-aware task allocation and scheduling for MPSoC., , , , and . ICCAD, page 598-603. IEEE Computer Society, (2007)Fast Estimations of Failure Probability Over Long Time Spans., , , , , , , , and . NANOARCH, page 1-6. ACM, (2018)2D Error Correction for F/F based Arrays using In-Situ Real-Time Error Detection (RTD)., , , , , , and . DFT, page 1-4. IEEE, (2020)Dynamic Adjustment of Test-Sequence Duration for Increasing the Functional Coverage., , , and . IVSW, page 61-66. IEEE, (2019)ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture., , , , and . NOCS, page 135-142. IEEE, (2014)ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers., , , , , and . MICRO, page 333-346. IEEE Computer Society, (2006)BlackOut: Enabling fine-grained power gating of buffers in Network-on-Chip routers., , , , , and . J. Parallel Distributed Comput., (2017)