( en | de | ru )

 

Disambiguation of "Abadir, Magdy S."

Author of the publication

copydeleteadd this publication to your clipboard
Cost-Driven Ranking of Memory Elements for Partial Intrusion.

, and . IEEE Des. Test Comput., 14 (3): 45-50 (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tarek Magdy

Magdy Shallan

Magdy Mahdy

Magdy Kaml

Magdy Imam

 

Other publications of authors with the same name

Verification and Validation of Complex Digital Systems: An Industrial Perspective., and . ISQED, page 11-12. IEEE Computer Society, (2001)Functional Test Generation for Digital Circuits Described Using Binary Decision Diagrams., and . IEEE Trans. Computers, 35 (4): 375-379 (1986)Functional Testing of Semiconductor Random Access Memories., and . ACM Comput. Surv., 15 (3): 175-198 (1983)Efficient Algorithmic Circuit Verification Using Indexed BDDs., , , , and . FTCS, page 266-275. IEEE Computer Society, (1994)Design rewiring based on diagnosis techniques., , and . ASP-DAC, page 479-484. ACM, (2001)Test Generation Based on High-Level Assertion Specification for PowerPCTM Microprocessor Embedded Arrays., and . J. Electron. Test., 13 (2): 121-135 (1998)Guest Editors' Introduction: Emerging Challenges and Solutions in SoC Verification., , , and . IEEE Des. Test, 34 (5): 5-6 (2017)Oscillation Ring Delay Test for High Performance Microprocessors., , , , and . J. Electron. Test., 16 (1-2): 147-155 (2000)A quick and inexpensive method to identify false critical paths using ATPG techniques: an experiment with a PowerPCTM microprocessor., , and . CICC, page 71-74. IEEE, (2000)ATPG Driven Logic Synthesis for Delay and Power Minimization., , and . LATW, page 96-99. IEEE, (2001)