Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-power content addressable memory design using two-layer P-N match-line control and sensing., , , and . Integr., (2020)A 9-T 833-MHz 1.72-fJ/Bit/Search Quasi-Static Ternary Fully Associative Cache Tag With Selective Matchline Evaluation for Wire Speed Applications., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (11): 1910-1920 (2016)A Low-Overhead Dynamic TCAM With Pipelined Read-Restore Refresh Scheme., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (5): 1591-1601 (2018)EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control., and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2142-2151 (2016)Use of Internet of Things in the context of execution of smart city applications: a review., , , , and . Discov. Internet Things, 3 (1): 8 (December 2023)SMS-CAM: Shared matchline scheme for content addressable memory., , , and . Integr., (2023)Match-line control unit for power and delay reduction in hybrid CAM., , , and . IET Circuits Devices Syst., 15 (3): 272-283 (2021)A Low-Voltage 13T Latch-Type Sense Amplifier with Regenerative Feedback for Ultra Speed Memory Access., , , and . VLSID, page 341-346. IEEE Computer Society, (2017)RecSal : Deep Recursive Supervision for Visual Saliency Prediction., and . BMVC, BMVA Press, (2020)Self-Controlled High-Performance Precharge-Free Content-Addressable Memory., , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (8): 2388-2392 (2017)