Author of the publication

Chip-Level Substrate Noise Analysis with Network Reduction by Fundamental Matrix Computation.

, , , , and . ISQED, page 482-487. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Session 20 overview: Energy harvesting and SC power conversion: Analog subcommittee., and . ISSCC, page 356-357. IEEE, (2015)High Throughput/Gate AES Hardware Architectures Based on Datapath Compression., , , , , , , , , and . IEEE Trans. Computers, 69 (4): 534-548 (2020)Side-channel leakage from sensor-based countermeasures against fault injection attack., , , , , and . Microelectron. J., (2019)A 0.6-V Adaptive Voltage Swing Serial Link Transmitter Using Near Threshold Body Bias Control and Jitter Estimation., , , , , , and . IEICE Trans. Electron., 103-C (10): 497-504 (2020)Foreword.. IEICE Trans. Electron., 103-C (4): 131 (2020)Foreword.. IEICE Trans. Electron., 104-C (7): 261 (2021)Design of Circuits and Packaging Systems for Security Chips.. IEICE Trans. Electron., 106 (7): 345-351 (July 2023)Microprocessor power noise measurements with different levels of resource occupancy., and . IEICE Electron. Express, 8 (3): 182-188 (2011)Protecting cryptographic integrated circuits with side-channel information., , , , , and . IEICE Electron. Express, 14 (2): 20162005 (2017)An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration., and . IEEE Trans. Very Large Scale Integr. Syst., 15 (10): 1101-1110 (2007)