( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems.

, , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (6): 911-924 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Fabrizio Catanese

Fabrizio Gabbiani

Fabrizio Gabrielli

Fabrizio Lindner

Fabrizio Arosio

 

Другие публикации лиц с тем же именем

Enabling Automated Bug Detection for IP-Based Designs Using High-Level Synthesis., , и . IEEE Des. Test, 35 (5): 54-62 (2018)Symbolic optimization of interacting controllers based onredundancy identification and removal., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (7): 760-772 (2000)HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms., , , , , , , , , и 1 other автор(ы). IEEE Micro, 30 (5): 88-97 (2010)An Interrupt Controller for FPGA-based Multiprocessors., , , , , , и . ICSAMOS, стр. 82-87. IEEE, (2007)Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA., , , , , , и . ICSAMOS, стр. 107-114. IEEE, (2006)A design methodology to implement memory accesses in high-level synthesis., , и . CODES+ISSS, стр. 49-58. ACM, (2011)Bambu: A modular framework for the high level synthesis of memory-intensive applications., и . FPL, стр. 1-4. IEEE, (2013)Performance modeling of embedded applications with zero architectural knowledge., и . CODES+ISSS, стр. 277-286. ACM, (2010)SYNAPTIC Project: Regularity Applied to Enhance Manufacturability and Yield at Several Abstraction Levels., , , , , , , , , и 3 other автор(ы). ARCS Workshops, VDE-Verlag, (2011)An Expert Solution to Functional Testability Analysis of VLSI Circuits., , , , , и . SEKE, стр. 263-265. Knowledge Systems Institute, (1993)