Author of the publication

Simulation environment for a vision-system-on-chip with integrated processing.

, , , and . ICDSC, page 20-25. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Increasing the Robustness of TERO-TRNGs Against Process Variation., , and . ACM Trans. Reconfigurable Technol. Syst., 16 (3): 48:1-48:29 (September 2023)An Embedded GC Module with Support for Multiple Mutators and Weak References., , and . ARCS, volume 5974 of Lecture Notes in Computer Science, page 25-36. Springer, (2010)An ASIP-based control system for Vision Chips with highly parallel signal processing., , , , and . ISIE, page 932-937. IEEE, (2015)A High Speed Asynchronous Multi Input Pipeline for Compaction and Transfer of Parallel SIMD Data., , , , , and . ASYNC, page 86-92. IEEE Computer Society, (2018)Hardware/software infrastructure for ASIC commissioning and rapid system prototyping., and . ReConFig, page 1-6. IEEE, (2014)Effizienter Einsatz von Bildsensoren mit integrierter Signalverarbeitung. University of Dresden, Germany, (2017)base-search.net (fttudresden:oai:qucosa:de:qucosa:30457).Live Demonstration: Hitting a Table Tennis Ball with a Programmable Vision-System-on-Chip., , , , , and . ISCAS, page 1-. IEEE, (2018)Software Environment for Holistic Vision-System-on-Chip Programming., , , , , and . IMSE, page 1-8. Society for Imaging Science and Technology, (2016)Simulation environment for a vision-system-on-chip with integrated processing., , , and . ICDSC, page 20-25. ACM, (2015)Low-Latency Image Acquisition and Processing with a Programmable Vision-System-on-Chip., , , , , and . ISCAS, page 1-5. IEEE, (2018)