( en | de | ru )

 

Disambiguation of "Amano, Hideharu"

Author of the publication

copydeleteadd this publication to your clipboard
CLAHE implementation on a low-end FPGA board by high-level synthesis.

, , , and . CANDAR (Workshops), page 282-285. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hideharu Umehara

Kyoko Amano

Yu Amano

Shun'ichi Amano

 

Other publications of authors with the same name

Acceleration of ART Algorithm on an FPGA Board with Xilinx SDAccel., and . CANDAR Workshops, page 280-284. IEEE, (2019)Low Latency High Bandwidth Message Transfer Mechanisms for a Network Interface Plugged into a Memory Slot., , , , , , and . Clust. Comput., 5 (1): 7-17 (2002)An Automatic Mixed Software Hardware Pipeline Builder for CPU-FPGA Platforms., , and . CoRR, (2014)Performance evaluation of WASMII: a data driven computer on a virtual hardware., and . PARLE, volume 694 of Lecture Notes in Computer Science, page 610-621. Springer, (1993)Adaptive Routing on the Recursive Diagonal Torus., , , and . ISHPC, volume 1336 of Lecture Notes in Computer Science, page 171-182. Springer, (1997)3-D NoC on Inductive Wireless Interconnect., , , and . 3D Integration for NoC-based SoC Architectures, Springer, (2011)The realtime image processing demonstration with CMA-1: An ultra low-power reconfigurable accelerator., , and . FPT, page 1-4. IEEE, (2011)Overwrite Configuration Technique in Multicast Configuration Scheme for Dynamically Reconfigurable Processor Arrays., , , , , , and . FPT, page 273-276. IEEE, (2007)A prototype chip of multicontext FPGA with DRAM for virtual hardware., , and . ASP-DAC, page 17-18. ACM, (2001)An LSI implementation of the simple serial synchronized multistage interconnection network., , and . ASP-DAC, page 673-674. IEEE, (1997)