( en | de | ru )

 

Disambiguation of "Morie, Takashi"

Author of the publication

copydeleteadd this publication to your clipboard
A Convolutional Neural Network VLSI for Image Recognition Using Merged/Mixed Analog-Digital Architecture.

, , , , , , and . KES, volume 2774 of Lecture Notes in Computer Science, page 169-176. Springer, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takashi Seki

Rolf Morié

Takashi Iwata

Takashi Numaguchi

Takashi Tsuno

 

Other publications of authors with the same name

Hibikino-Musashi@Home 2019 Team Description Paper., , , , , , , , , and 5 other author(s). CoRR, (2020)A 125-1250 MHz Process-Independent Adaptive Bandwidth Spread Spectrum Clock Generator With Digital Controlled Self-Calibration., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 44 (3): 763-774 (2009)Coarse Image Edge Detection using Self-adjusting Resistive-fuse Networks., and . PRIS, page 43-52. SciTePress, (2010)Video Monitoring of Slope Failure Using Spatiotemporal Gabor Filtering., , , , , and . SMC, page 960-965. IEEE, (2009)A Supervised Learning Algorithm for Multilayer Spiking Neural Networks Based on Temporal Coding Toward Energy-Efficient VLSI Processor Design., , , and . CoRR, (2020)A CMOS Spiking Neural Network Circuit with Symmetric/Asymmetric STDP Function., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (7): 1690-1698 (2009)A pixel-parallel state-propagation algorithm with self-update of propagation direction for subjective contour generation., and . ISPACS, page 53-56. IEEE, (2015)A Hardware-Oriented Dropout Algorithm for Efficient FPGA Implementation., , and . ICONIP (6), volume 10639 of Lecture Notes in Computer Science, page 821-829. Springer, (2017)FPGA Implementation of Autoencoders Having Shared Synapse Architecture., , and . ICONIP (1), volume 9947 of Lecture Notes in Computer Science, page 231-239. (2016)Restricted Boltzmann Machines Without Random Number Generators for Efficient Digital Hardware Implementation., , and . ICANN (1), volume 9886 of Lecture Notes in Computer Science, page 391-398. Springer, (2016)