Author of the publication

Optimized Parity-Based Error Detection and Correction Methods for Residue Number System.

, , and . Journal of Circuits, Systems, and Computers, 28 (1): 1950002:1-1950002:15 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Area-Time-Power Efficient FFT Architectures Based on Binary-Signed-Digit CORDIC., and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (10): 3874-3881 (2019)A VVC Fractional Interpolation Hardware Using Memory Based Constant Multiplication., and . ICCE, page 1-5. IEEE, (2021)Optimized Parity-Based Error Detection and Correction Methods for Residue Number System., , and . Journal of Circuits, Systems, and Computers, 28 (1): 1950002:1-1950002:15 (2019)Power and area efficient CORDIC-Based DCT using direct realization of decomposed matrix., , and . Microelectron. J., (2019)An Efficient HEVC Fractional Interpolation Hardware., and . ICCE, page 1-4. IEEE, (2021)FPGA Implementations of VVC Fractional Interpolation Using High-Level Synthesis., , and . ICCE, page 1-6. IEEE, (2022)Approximate Versatile Video Coding Fractional Interpolation Filters and Their Hardware Implementations., , and . IEEE Trans. Consumer Electron., 67 (3): 186-194 (2021)Homogeneous polymerization of ethylene using an iron-based metal catalyst system, , , , , and . Journal of applied polymer science, 103 (3): 1517--1522 (2007)Improving Architectures of Binary Signed-Digit CORDIC With Generic/Specific Initial Angles., and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (7): 2297-2304 (2020)An efficient versatile video coding motion estimation hardware., , and . J. Real Time Image Process., 21 (2): 25 (April 2024)