( en | de | ru )

 

Disambiguation of "Ha, Yajun"

Author of the publication

copydeleteadd this publication to your clipboard
Analytical Two-Level Near Threshold Cache Exploration for Low Power Biomedical Applications.

, , , and . ACA, volume 908 of Communications in Computer and Information Science, page 95-108. Springer, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yajun Fang

Yajun Xiao

Yajun Cheng

Hoang Ha

Hoang Ha

 

Other publications of authors with the same name

Design of Seamless Protocol Switching Layer for Voice Over Internet Protocol (Voip) That Switches Between Bluetooth and Ieee 802.11., , , and . International Journal of Software Engineering and Knowledge Engineering, 15 (2): 271-278 (2005)A 0.4V 280-nW frequency reference-less nearly all-digital hybrid domain temperature sensor., , , and . A-SSCC, page 301-304. IEEE, (2014)A Routing Architecture for FPGAs with Dual-VT Switch Box and Logic Clusters., and . ARC, volume 7199 of Lecture Notes in Computer Science, page 174-186. Springer, (2012)An optimized design for serial-parallel finite field multiplication over GF(2m) based on all-one polynomials., , and . ASP-DAC, page 210-215. IEEE, (2009)Multi-processor System-level Synthesis for Multiple Applications on Platform FPGA., , , , and . FPL, page 92-97. IEEE, (2007)An architecture and timing-driven routing algorithm for area-efficient FPGAs with time-multiplexed interconnects., , and . FPL, page 615-618. IEEE, (2008)Criticality-based routing for FPGAS with reverse body bias switch box architectures., , and . FPL, page 1-6. IEEE, (2013)Parallel dataflow execution for sequential programs on reconfigurable hybrid MPSoCs., , , and . FPT, page 53-56. IEEE, (2012)Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA., , , and . FPT, page 365-368. IEEE, (2010)A low overhead abstract architecture for FPGA resource management., , and . SIGARCH Comput. Archit. News, 40 (5): 28-33 (2012)