Author of the publication

Tailoring instruction-set extensions for an ultra-low power tightly-coupled cluster of OpenRISC cores.

, , , , , , , and . VLSI-SoC, page 25-30. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis., , , , and . DATE, page 616-621. IEEE, (2009)On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits., , , , , , and . ISCAS, page 2761-2764. IEEE, (2008)Networks on Chips: from research to products., , , , , and . DAC, page 300-305. ACM, (2010)MemPool: A Shared-L1 Memory Many-Core Cluster with a Low-Latency Interconnect., , , and . CoRR, (2020)Automatic synthesis of near-threshold circuits with fine-grained performance tunability., , , , and . ISLPED, page 401-406. ACM, (2010)Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology., , , , , , and . ACM Great Lakes Symposium on VLSI, page 501-504. ACM, (2007)4.4 A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μW Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode., , , , , , , , , and 2 other author(s). ISSCC, page 60-62. IEEE, (2021)A floorplan-aware interactive tool flow for NoC design and synthesis., , , , , and . SoCC, page 379-382. IEEE, (2009)Physically clustered forward body biasing for variability compensation in nanometer CMOS design., , , , and . DATE, page 154-159. IEEE, (2009)Sub-mW reconfigurable interface IC for electrochemical sensing., , , , , and . BioCAS, page 232-235. IEEE, (2014)