( en | de | ru )

 

Disambiguation of "Koch, Andreas"

Author of the publication

copydeleteadd this publication to your clipboard
Energy-efficient reconfiguration of flash-based FPGAs in heterogeneous wireless sensor nodes.

, and . ReConFig, page 1-8. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Koch

Andreas Koch

Andreas Koch

Andreas Koch

Andreas Koch

 

Other publications of authors with the same name

Porting and Optimizing Molecular Docking onto the SX-Aurora TSUBASA Vector Computer., , and . Supercomput. Front. Innov., 8 (2): 27-42 (2021)RT-LIFE: Portable RISC-V Interface for Real-Time Lightweight Security Enforcement., , and . SAMOS, volume 13227 of Lecture Notes in Computer Science, page 179-194. Springer, (2021)$DD-MPU$: Dynamic and Distributed Memory Protection Unit for Embedded System-on-Chips., and . SAMOS, volume 14385 of Lecture Notes in Computer Science, page 285-295. Springer, (2023)Optimized high-level synthesis of SMT multi-threaded hardware accelerators., and . FPT, page 176-183. IEEE, (2015)Die arme Region. Die Region – eine Begriffserkundung, volume 52 of Sozial- und Kulturgeographie, transcript Verlag, Bielefeld, (SILC).(2022)The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems., , , and . ARC, volume 11444 of Lecture Notes in Computer Science, page 214-229. Springer, (2019)A Catalog and In-Hardware Evaluation of Open-Source Drop-In Compatible RISC-V Softcore Processors., , , and . ReConFig, page 1-8. IEEE, (2019)Synthesis of interleaved multithreaded accelerators from OpenMP loops., , , and . ReConFig, page 1-7. IEEE, (2017)Evaluating the Energy Efficiency of OpenCL-accelerated AutoDock Molecular Docking., , , and . PDP, page 162-166. IEEE, (2020)A Flexible Compute and Memory Infrastructure for High-Level Language to Hardware Compilation., , and . FPL, page 475-482. IEEE Computer Society, (2010)