Author of the publication

A Hilbert Transform Equalizer Enabling 80 MHz RF Self-Interference Cancellation for Full-Duplex Receivers.

, , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (3): 1153-1165 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An ultra-low-power SAR ADC with an area-efficient DAC architecture., , and . ISCAS, page 13-16. IEEE, (2011)Efficiency enhancement techniques and a dual-band approach in RF rectifiers for wireless power harvesting., , , , and . ISCAS, page 2049-2052. IEEE, (2014)An RF power harvesting system with input-tuning for long-range RFID tags., , and . ISCAS, page 4085-4088. IEEE, (2010)ES2: Brain-machine interfaces: Integrated circuits talking to neurons., , and . ISSCC, page 1. IEEE, (2015)Always-on CMOS image sensor pixel design for pixel-wise binary coded exposure., and . ISCAS, page 1-4. IEEE, (2017)Low-Power Design Techniques for Rx RF Front-End., , , and . ICUWB, page 1-5. IEEE, (2015)Architecture and Design of Multichannel Millimeter-Wave Wireless NoC., , , , , and . IEEE Des. Test, 31 (6): 19-28 (2014)The application of complex quantized feedback in integrated wireless receivers., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (3): 594-603 (2006)Guest Editorial Special Section on 2009 IEEE Custom Integrated Circuits Conference., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (9): 2245-2247 (2010)Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration., , , and . J. Electr. Comput. Eng., (2013)