( en | de | ru )

 

Disambiguation of "Camacho-Ruiz, Eros"

Author of the publication

copydeleteadd this publication to your clipboard
Design considerations for a CMOS 65-nm RTN-based PUF.

, , , , and . SMACD, page 1-4. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Eros Mariani

Eros Pedroni

Reinhard Erös

Natalia Eroshkina

Christian Erös

 

Other publications of authors with the same name

Efficient RO-PUF for Generation of Identifiers and Keys in Resource-Constrained Embedded Systems., , , , and . Cryptogr., 6 (4): 51 (2022)Cryptographic Security Through a Hardware Root of Trust., , , , , , , , , and 4 other author(s). ARC, volume 14553 of Lecture Notes in Computer Science, page 106-119. Springer, (2024)A complete SHA-3 hardware library based on a high efficiency Keccak design., , , and . NorCAS, page 1-7. IEEE, (2023)Design Flow to Evaluate the Performance of Ring Oscillator PUFs on FPGAs., , , and . DCIS, page 1-6. IEEE, (2021)A Simple Power Analysis of an FPGA implementation of a polynomial multiplier for the NTRU cryptosystem., , , , and . DCIS, page 1-6. IEEE, (2023)On the use of an RTN simulator to explore the quality trade-offs of a novel RTN-based PUF., , , , and . SMACD, page 1-4. IEEE, (2022)A novel Physical Unclonable Function using RTN., , , , and . ISCAS, page 160-164. IEEE, (2022)Accelerating the Development of NTRU Algorithm on Embedded Systems., , , and . DCIS, page 1-6. IEEE, (2020)Design considerations for a CMOS 65-nm RTN-based PUF., , , , and . SMACD, page 1-4. IEEE, (2023)High-level design of a novel PUF based on RTN., , , and . SMACD, page 1-4. IEEE, (2022)