Author of the publication

Coprocessor design for multilayer surface-mounted PCB routing.

, and . IEEE Trans. Very Large Scale Integr. Syst., 1 (1): 31-45 (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Evaluation of On-Chip Static Interconnection Networks.. IEEE Trans. Computers, 36 (3): 365-369 (1987)Crosstalk noise estimation using effective coupling capacitance., , and . ISCAS (5), page 645-648. IEEE, (2002)Modified long channel model for analytical study of DSM circuits., and . ISCAS (5), page 541-544. IEEE, (2002)Fast thermal analysis for VLSI circuits via semi-analytical Green's function in multi-layer materials., and . ISCAS (2), page 409-412. IEEE, (2004)Design and Algorithms for Parallel Testing of Random Access and Content Addressable Memories., , and . DAC, page 689-694. IEEE Computer Society Press / ACM, (1987)Accelerated Chip-Level Thermal Analysis Using Multilayer Green's Function., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (2): 325-344 (2007)A new built-in self-repair approach to VLSI memory yield enhancement by using neural-type circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (1): 124-136 (1993)CMOS implementation of a multiple-valued logic signed-digit full adder based on negative-differentiaI-resistance devices., , , and . IEEE J. Solid State Circuits, 36 (6): 924-932 (2001)Digital implementation of a virtual insect trained by spike-timing dependent plasticity., , , , , and . Integr., (2016)An accurate interconnect thermal model using equivalent transmission line circuit., and . DATE, page 280-283. IEEE, (2009)