( en | de | ru )

 

Disambiguation of "Metra, Cecilia"

Author of the publication

copydeleteadd this publication to your clipboard
Low-Area On-Chip Circuit for Jitter Measurement in a Phase-Locked Loop.

, , and . IOLTS, page 17-24. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Peter Métraux

Guillaume Métral

Cecilia Moneta

Cecilia Duncker

Cecilia Smoglie

 

Other publications of authors with the same name

Concurrent Checking of Clock Signal Correctness., , and . IEEE Des. Test Comput., 15 (4): 42-48 (1998)Single Output Distributed Two-Rail Checker with Diagnosing Capabilities for Bus Based Self-Checking Architectures., and . J. Electron. Test., 18 (3): 273-283 (2002)Novel on-chip circuit for jitter testing in high-speed PLLs., , and . IEEE Trans. Instrum. Meas., 54 (5): 1779-1788 (2005)High-Performance Robust Latches., , and . IEEE Trans. Computers, 59 (11): 1455-1465 (2010)Low Cost NBTI Degradation Detection and Masking Approaches., , , and . IEEE Trans. Computers, 62 (3): 496-509 (2013)Implications of Clock Distribution Faults and Issues with Screening Them during Manufacturing Testing., , and . IEEE Trans. Computers, 53 (5): 531-546 (2004)CMOS Self Checking Circuits with Faulty Sequential Functional Block., , and . DFT, page 133-141. IEEE Computer Society, (1994)A Highly Testable 1-out-of-3 CMOS Checker., , , and . DFT, page 279-286. IEEE Computer Society, (1993)Low-Cost Strategy for Bus Propagation Delay Reduction., , and . J. Electron. Test., 35 (2): 253-260 (2019)Novel Technique for Testing FPGAs., , , , , , , , and . DATE, page 89-94. IEEE Computer Society, (1998)