( en | de | ru )

 

Disambiguation of "Boncalo, Oana"

Author of the publication

copydeleteadd this publication to your clipboard
Cost effective FPGA probabilistic fault emulation.

, , , and . NORCHIP, page 1-4. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Oana Schüszler

Oana Stan

Oana Lorintiu

Oana Goga

Oana Tudusciuc

 

Other publications of authors with the same name

Quantum circuit's reliability assessment with VHDL-based simulated fault injection., , , and . Microelectron. Reliab., 50 (2): 304-311 (2010)Layered LDPC decoder in-order message access scheduling: a case study., and . SACI, page 193-198. IEEE, (2020)An FPGA sliding window-based architecture harris corner detector., , and . FPL, page 1-4. IEEE, (2014)Saboteur-Based Fault Injection for Quantum Circuits Fault Tolerance Assessment., , , , and . DSD, page 634-640. IEEE Computer Society, (2007)Memory-Centric Flooded LDPC Decoder Architecture Using Non-surjective Finite Alphabet Iterative Decoding., , and . DSD, page 104-109. IEEE Computer Society, (2018)Performance Enhancement of Serial Based FPGA Probabilistic Fault Emulation Techniques., , and . DDECS, page 149-152. IEEE Computer Society, (2015)Configurable FPGA architecture for hardware-software merge sorting., , and . MIXDES, page 179-182. IEEE, (2016)Cost-efficient FPGA layered LDPC decoder with serial AP-LLR processing., , , and . FPL, page 1-6. IEEE, (2014)A cycle-count-accurate simulation platform with enhanced design exploration capability., , , and . SimuTools, page 113-118. ICST/ACM, (2012)Lightweight Hardware Architecture for Probabilistic Gradient Descent Bit Flipping on QC-LDPC Codes., , , , , and . ISCAS, page 1-5. IEEE, (2018)