( en | de | ru )

 

Disambiguation of "Valinataj, Mojtaba"

Author of the publication

copydeleteadd this publication to your clipboard
Inherent reliability evaluation of Networks-on-Chip based on analytical models.

, , and . SoC, page 1-4. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mojtaba Sadeghi

Mojtaba Sakhaii

Mojtaba Bagheri

Mojtaba Shamsizi

Mojtaba Ebrahimi

 

Other publications of authors with the same name

A low-cost high-speed self-checking carry select adder with multiple-fault detection., , and . Microelectron. J., (2018)Inherent reliability evaluation of Networks-on-Chip based on analytical models., , and . SoC, page 1-4. IEEE, (2008)Fault-tolerant carry look-ahead adder architectures robust to multiple simultaneous errors.. Microelectron. Reliab., 55 (12): 2845-2857 (2015)Comments on "Improved designs of digit-by-digit decimal multiplier"., and . Integr., (2021)aPaRT: A Fast Meta-Heuristic Algorithm using Path-Relinking and Tabu Search for Allocating Machines to Operations in FJSP Problem., , and . Inteligencia Artif., 21 (61): 111-123 (2018)Parloom: A New Low-Power Set-Associative Instruction Cache Architecture Utilizing Enhanced Counting Bloom Filter and Partial Tags., , and . J. Circuits Syst. Comput., 28 (12): 1950203:1-1950203:25 (2019)A reliable and high-performance Network-on-Chip router through decoupled resource sharing., , and . HPCS, page 88-95. IEEE, (2016)Evaluation of Fault-Tolerant Routing Methods for NoC Architectures.. DSD, page 446-449. IEEE Computer Society, (2011)A fault-tolerant and hierarchical routing algorithm for NoC architectures., , and . NORCHIP, page 1-6. IEEE, (2011)High-speed and low-cost carry select adders utilizing new optimized add-one circuit and multiplexer-based logic., and . Integr., (2021)