Author of the publication

Reduced Complementary Dynamic and Differential Logic: A CMOS Logic Style for DPA-Resistant Secure IC Design.

, , and . VLSI Design, page 699-705. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Cache line reservation: exploring a scheme for cache-friendly object allocation., , , , and . CASCON, page 247-260. ACM, (2009)A Lock Contention Classifier Based on Java Lock Contention Anti-Patterns., , , , , and . ICMLA, page 1106-1113. IEEE, (2023)A Novel Approach to Performance-Oriented Datapath Allocation and Floorplanning., and . ISVLSI, page 323-328. IEEE Computer Society, (2006)Automatically Reducing Repetitive Synchronization with a Just-in-Time Compiler for Java., and . CGO, page 27-36. IEEE Computer Society, (2005)Identification of Java lock contention anti-patterns based on run-time performance data., , , , and . AST@ICSE, page 209-213. ACM, (2024)Exploitation of multicore systems in a Java virtual machine., , , and . IBM J. Res. Dev., 54 (5): 1 (2010)6th Workshop on Advances in Open Runtimes and Cloud Performance Technologies., and . CASCON, page 222. ACM, (2022)Removing redundancy via exception check motion., , and . CGO, page 134-143. ACM, (2008)Lock Contention Performance Classification for Java Intrinsic Locks., , , , , and . RV, volume 13498 of Lecture Notes in Computer Science, page 274-282. Springer, (2022)Experiences with Multi-threading and Dynamic Class Loading in a Java Just-In-Time Compiler., , , and . CGO, page 87-97. IEEE Computer Society, (2006)