( en | de | ru )

 

Disambiguation of "Muthukumar, Venkatesan"

Author of the publication

copydeleteadd this publication to your clipboard
Cell-based Distributed Addressing Technique Using Clustered Backbone Approach.

, , and . ITNG, page 116-121. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yazh Muthukumar

Venkatesan Guruswami

Chandrasekara Venkatesan

Radhika Venkatesan

Aravind Venkatesan

 

Other publications of authors with the same name

A variable partition approach for disjoint decomposition., , and . ISCAS (5), page 157-162. IEEE, (2001)Improving the Performance of a NoC-based CNN Accelerator with Gather Support., , , , and . SoCC, page 72-77. IEEE, (2020)Loopback Virtual Channel Router Architecture for Network on Chip., and . ITNG, page 534-539. IEEE Computer Society, (2012)HAUNT-24: 24-bit Hierarchical, Application-Confined Unique Naming Technique., , , and . ISDA, page 375-380. IEEE Computer Society, (2005)Hyperspectral Methods in Microscopy Image Analysis: A Survey., , , , and . SIGMAP, page 111-119. SCITEPRESS, (2021)Framework for Simulation of Fault Tolerant Heterogeneous MPSOC., and . ESA, page 109-115. CSREA Press, (2009)Construction of Power-Aware Diameter-Reduced Broadcast Trees., , and . ITCC (2), page 668-674. IEEE Computer Society, (2005)isbn: 0-7695-2315-3.Image Processing Algorithms on Reconfigurable Architecture using HandelC., and . DSD, page 218-226. IEEE Computer Society, (2004)Multiple Voltage and Frequency Scheduling for Power Minimization., and . DSD, page 279-285. IEEE Computer Society, (2003)A unified design space simulation environment for network-on-chip: fuse-N., and . Int. J. High Perform. Syst. Archit., 3 (1): 23-32 (2011)