( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An autolayout system for a hierarchical i.c. design environment.

, и . Integr., 1 (2-3): 107-119 (1983)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

D J Frost

J -D Grunwaldt

J -D Grundwaldt

D Böttger

D Zeppenfeld

 

Другие публикации лиц с тем же именем

Correct interactive transformational synthesis of DSP hardware., , и . EURO-DAC, стр. 16-21. EEE Computer Society, (1991)A recursive design methodology for VLSI: Theory and example., , , и . Integr., 2 (3): 213-225 (1984)SIMSTRICT: A Behavioural Simulator for Use with the STRICT Hardware Description Language (Short Note)., и . Comput. J., 35 (6): 651-654 (1992)Modelling and Verification of Timing Conditions with the Boyer Moore Prover., и . TPCD, том A-10 из IFIP Transactions, стр. 111-127. North-Holland, (1992)A self-taught computer engineering course., , , , и . ACSE, том 1 из ACM International Conference Proceeding Series, стр. 7-12. ACM, (1996)An autolayout system for a hierarchical i.c. design environment., и . Integr., 1 (2-3): 107-119 (1983)On-Chip Structures for Timing Measurements and Test., , , , и . ASYNC, стр. 190-197. IEEE Computer Society, (2002)Application-specific processor architectures for embedded control: case studies., и . Microprocess. Microsystems, 20 (4): 225-232 (1996)An evaluation of asynchronous addition.. IEEE Trans. Very Large Scale Integr. Syst., 4 (1): 137-140 (1996)On-chip structures for timing measurement and test., , , , и . Microprocess. Microsystems, 27 (9): 473-483 (2003)