( en | de | ru )

 

Disambiguation of "Kinniment, D. J."

Author of the publication

copydeleteadd this publication to your clipboard
On-Chip Structures for Timing Measurements and Test.

, , , , and . ASYNC, page 190-197. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

D J Frost

J -D Grunwaldt

J -D Grundwaldt

D Böttger

D Zeppenfeld

 

Other publications of authors with the same name

A recursive design methodology for VLSI: Theory and example., , , and . Integr., 2 (3): 213-225 (1984)Correct interactive transformational synthesis of DSP hardware., , and . EURO-DAC, page 16-21. EEE Computer Society, (1991)SIMSTRICT: A Behavioural Simulator for Use with the STRICT Hardware Description Language (Short Note)., and . Comput. J., 35 (6): 651-654 (1992)Modelling and Verification of Timing Conditions with the Boyer Moore Prover., and . TPCD, volume A-10 of IFIP Transactions, page 111-127. North-Holland, (1992)A self-taught computer engineering course., , , , and . ACSE, volume 1 of ACM International Conference Proceeding Series, page 7-12. ACM, (1996)An autolayout system for a hierarchical i.c. design environment., and . Integr., 1 (2-3): 107-119 (1983)On-Chip Structures for Timing Measurements and Test., , , , and . ASYNC, page 190-197. IEEE Computer Society, (2002)Associative memories in large computer systems and An integrated associateve memory matrix., , and . IFIP Congress (2), page 796-800. (1968)Application-specific processor architectures for embedded control: case studies., and . Microprocess. Microsystems, 20 (4): 225-232 (1996)An evaluation of asynchronous addition.. IEEE Trans. Very Large Scale Integr. Syst., 4 (1): 137-140 (1996)