Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 34MB/s-Program-Throughput 16Gb MLC NAND with All-Bitline Architecture in 56nm., , , , , , , , , and 33 other author(s). ISSCC, page 420-421. IEEE, (2008)A 16 Gb 3-Bit Per Cell (X3) NAND Flash Memory on 56 nm Technology With 8 MB/s Write Rate., , , , , , , , , and 38 other author(s). IEEE J. Solid State Circuits, 44 (1): 195-207 (2009)Coarse-to-Fine Sparse Sequential Recommendation., , , , , , , and . SIGIR, page 2082-2086. ACM, (2022)Searching Off-line Arabic Documents., , and . CVPR (2), page 1455-1462. IEEE Computer Society, (2006)Learning to Personalize Recommendation based on Customers' Shopping Intents., , , , , , and . CoRR, (2023)AmpSum: Adaptive Multiple-Product Summarization towards Improving Recommendation Captions., , , , , , and . WWW, page 2978-2988. ACM, (2022)A 34 MB/s MLC Write Throughput 16 Gb NAND With All Bit Line Architecture on 56 nm Technology., , , , , , , , , and 33 other author(s). IEEE J. Solid State Circuits, 44 (1): 186-194 (2009)EX3: Explainable Attribute-aware Item-set Recommendations., , , , , , , , , and 1 other author(s). RecSys, page 484-494. ACM, (2021)A 16Gb 3b/ Cell NAND Flash Memory in 56nm with 8MB/s Write Rate., , , , , , , , , and 38 other author(s). ISSCC, page 506-507. IEEE, (2008)Deterministic simulation of PRAMs on hypercube networks without look-up tables., , and . SPDP, page 195-198. IEEE Computer Society, (1990)