From post

LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults.

, , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2938-2951 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Dual-Interlocked-Storage-Cell-Based Double-Node-Upset Self-Recoverable Flip-Flop Design for Safety-Critical Applications., , , , , , , и . ISCAS, стр. 1-5. IEEE, (2020)Balancing wrapper chains of SoC core based on best interchange decreasing., , и . SoC, стр. 1-4. IEEE, (2008)Wafer-level Adaptive Testing Based on Dual-Predictor Collaborative Decision., , , , , , и . J. Electron. Test., 40 (3): 405-415 (июня 2024)Voltage Skew-Based Test Technique for Pre-Bond TSVs in 3-D ICs., , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 71 (8): 3930-3934 (августа 2024)SPONGE+: A NoC-based power gating scheme for overall router column opening and closing control., , , и . Microelectron. J., (2024)LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2938-2951 (2020)Design of True Random Number Generator Based on Multi-Stage Feedback Ring Oscillator., , , , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1752-1756 (2022)A router architecture with dual input and dual output channels for Networks-on-Chip., , , и . Microprocess. Microsystems, (апреля 2022)A Hybrid Computing Architecture for Fault-tolerant Deep Learning Accelerators., , , , , , , и . ICCD, стр. 478-485. IEEE, (2020)A Hybrid DMR Latch to Tolerate MNU Using TDICE and WDICE., , , , , и . ATS, стр. 121-126. IEEE, (2018)