( en | de | ru )

 

Disambiguation of "Seddik, Bri"

Author of the publication

copydeleteadd this publication to your clipboard
A Quad-Port Design of a Bow-Tie Shaped Slot Loaded Wideband (24.2-30.8GHz) MIMO Antenna Array for 26/28GHz mm-Wave 5G NR n257/n258/n260 Band Applications.

, , , , , and . J. Circuits Syst. Comput., (February 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bri Newesely

Seddik Hammad

Seddik Bibouche

Hossam Seddik Abbas

Rudolf Bringmann

 

Other publications of authors with the same name

A Quad-Port Design of a Bow-Tie Shaped Slot Loaded Wideband (24.2-30.8GHz) MIMO Antenna Array for 26/28GHz mm-Wave 5G NR n257/n258/n260 Band Applications., , , , , and . J. Circuits Syst. Comput., (February 2024)Intelligent intrusion detection system using multilayer perceptron optimised by genetic algorithm., , and . Int. J. Comput. Intell. Stud., 9 (3): 190-199 (2020)Effective Complex Permittivity Determination and Microwave Absorption Properties of a Granular Dielectric Composite Material., , and . ANT/EDI40, volume 151 of Procedia Computer Science, page 1022-1027. Elsevier, (2019)Self-Heating in the HEMT AlGaN/GaN transistor., and . ICECOCS, page 1-6. IEEE, (2020)FPGA implementation of Data Encryption Standard using time variable permutations., and . ICM, page 126-129. IEEE, (2015)2-D MUSIC Algorithm Based on Uniform Triangular Array., and . CIST, page 531-536. IEEE, (2018)A compact circular-shaped antenna for the multi 3G cellular phones applications., , , , , and . ICMCS, page 222-225. IEEE, (2012)Cloud-Based Integrated Information System for Medical Offices., , and . SCA, volume 37 of Lecture Notes in Networks and Systems, page 233-241. Springer, (2017)High speed efficient advanced encryption standard implementation., and . ISNCC, page 1-4. IEEE, (2017)High speed efficient FPGA implementation of pipelined AES S-Box., , and . CIST, page 901-905. IEEE, (2016)