Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FARA: A Fast Artifact Recovery Algorithm with Optimum Stimulation Waveform for Single-Cell Resolution Massively Parallel Neural Interfaces., , and . ISCAS, page 190-194. IEEE, (2022)A Data-Compressive Wired-OR Readout for Massively Parallel Neural Recording., , , , , and . ISCAS, page 1-5. IEEE, (2019)Sensory Particles with Optical Telemetry., , , , , , , and . ISCAS, page 1-5. IEEE, (2020)SE5: Making a Career Choice., , , , , , , , and . ISSCC, page 546-547. IEEE, (2021)Sound Classification using Summary Statistics and N-Path Filtering., , , , and . ISCAS, page 1-5. IEEE, (2019)A 1024-Channel 268 nW/pixel 36x36 μm2/ch Data-Compressive Neural Recording IC for High-Bandwidth Brain-Computer Interfaces., , , , , , , , , and 3 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)Data Compression versus Signal Fidelity Trade-off in Wired-OR ADC Arrays for Neural Recording., , , , , and . BioCAS, page 80-84. IEEE, (2022)Data Compression Versus Signal Fidelity Tradeoff in Wired-OR Analog-to-Digital Compressive Arrays for Neural Recording., , , , , , and . IEEE Trans. Biomed. Circuits Syst., 17 (4): 754-767 (August 2023)A 1024-Channel 268-nW/Pixel 36×36 μm2/Channel Data-Compressive Neural Recording IC for High-Bandwidth Brain-Computer Interfaces., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 59 (4): 1123-1136 (April 2024)Implications of Finite Clock Transition Time for LPTV Circuit Analysis., , , , and . ISCAS, page 1-5. IEEE, (2020)