Author of the publication

Non-linear analog circuit test and diagnosis under process variation using V-Transform coefficients.

, , and . VTS, page 64-69. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Impact of process variations on computers used for image processing., , , and . ISCAS, page 1444-1447. IEEE, (2012)SEU tolerant SRAM cell., , , , and . ISQED, page 597-602. IEEE, (2011)Identifying high variability speed-limiting paths under aging., , , and . LATS, page 1-6. IEEE, (2017)Improving post-silicon error detection with topological selection of trace signals., , , , and . VLSI-SoC, page 1-6. IEEE, (2017)ATPG power guards: On limiting the test power below threshold., and . DATE, page 301-304. IEEE, (2018)Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors., , , and . DATE, page 1572-1577. IEEE Computer Society, (2010)An efficient test technique to prevent scan-based side-channel attacks., , and . ETS, page 1-2. IEEE, (2017)Polynomial coefficient based DC testing of non-linear analog circuits., , and . ACM Great Lakes Symposium on VLSI, page 69-74. ACM, (2009)A high performance scan flip-flop design for serial and mixed mode scan test., , , and . IOLTS, page 233-238. IEEE, (2016)ILP Based Approach for Input Vector Controlled (IVC) Toggle Maximization in Combinational Circuits., , and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 172-179. Springer, (2012)