( en | de | ru )

 

Disambiguation of "Inoue, Keisuke"

Author of the publication

copydeleteadd this publication to your clipboard
Performance-driven register write inhibition in high-level synthesis under strict maximum-permissible clock latency range.

, and . ASP-DAC, page 239-244. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Heide Inoue

Tomoyuki Inoue

Norman Inoue

Hiroko Inoue

Kazuo Inoue

 

Other publications of authors with the same name

Automated Conversion of 2D Triangular Mesh into Quadrilateral Mesh with Directionality Control., , , , and . IMR, page 77-86. (1998)Optimal register assignment with minimum-delay compensation for latch-based design., and . APCCAS, page 887-890. IEEE, (2010)Register binding and domain assignment for multi-domain clock skew scheduling-aware high-level synthesis., and . ISQED, page 778-783. IEEE, (2012)Performance-driven register write inhibition in high-level synthesis under strict maximum-permissible clock latency range., and . ASP-DAC, page 239-244. IEEE, (2012)Social dynamics of free and open source team communications., , and . OSS, volume 203 of IFIP, page 319-330. Springer, (2006)Heuristic and Exact Resource Binding Algorithms for Storage Optimization Using Flip-Flops and Latches., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (8): 1712-1722 (2013)Novel Register Sharing in Datapath for Structural Robustness against Delay Variation., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (4): 1044-1053 (2008)Removing Reflection from In-vehicle Camera Image., , and . VISIGRAPP (4: VISAPP), page 222-228. SCITEPRESS, (2020)A Novel Robot Vision Applicable to Real-time Target Tracking., , , and . J. Robotics Mechatronics, 15 (2): 185-191 (2003)ECC module optimization for storage transient error-tolerant ASICs.. ICECS, page 269-272. IEEE, (2016)