( en | de | ru )

 

Disambiguation of "Singhee, Amith"

Author of the publication

copydeleteadd this publication to your clipboard
Remembrance of circuits past: macromodeling by data mining in large analog design spaces.

, , , and . DAC, page 437-442. ACM, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Regina Amith-Borchart

 

Other publications of authors with the same name

Monolith to Microservice Candidates using Business Functionality Inference., , , , , , , and . ICWS, page 758-763. IEEE, (2021)Rightsizing Clusters for Time-Limited Tasks., , , , , , and . CLOUD, page 619-624. IEEE, (2021)From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis., and . ISQED, page 685-692. IEEE Computer Society, (2007)Practical, fast Monte Carlo statistical static timing analysis: why and how., , and . ICCAD, page 190-195. IEEE Computer Society, (2008)A dynamic method for efficient random mismatch characterization of standard cells., , , , , , and . ICCAD, page 180-186. ACM, (2012)DRC-free high density layout exploration with layout morphing and patterning quality assessment, with application to SRAM., , , , and . ISQED, page 470-476. IEEE, (2012)Two Fast Methods for Estimating the Minimum Standby Supply Voltage for Large SRAMs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (12): 1908-1920 (2010)Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (8): 1176-1189 (2009)Remembrance of circuits past: macromodeling by data mining in large analog design spaces., , , and . DAC, page 437-442. ACM, (2002)Why Quasi-Monte Carlo is Better Than Monte Carlo or Latin Hypercube Sampling for Statistical Circuit Analysis., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (11): 1763-1776 (2010)