( en | de | ru )

 

Disambiguation of "Liang, Yun"

Author of the publication

copydeleteadd this publication to your clipboard
Throughput-oriented kernel porting onto FPGAs.

, , , , and . DAC, page 11:1-11:10. ACM, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Liang

Liang-Liang Fu

Bettina Yunis

Jong-Mo Yun

Jaeman Yun

 

Other publications of authors with the same name

Monitoring model of aboveground biomass in Gannan grassland based on remote sensing., , , , and . IGARSS, page 2749-2752. IEEE, (2011)An Efficient Hardware Design for Accelerating Sparse CNNs With NAS-Based Models., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (3): 597-613 (2022)Semi-supervised Video Object Segmentation Via an Edge Attention Gated Graph Convolutional Network., , , , and . ACM Trans. Multim. Comput. Commun. Appl., 20 (1): 24:1-24:23 (January 2024)Generating Systolic Array Accelerators With Reusable Blocks., , , and . IEEE Micro, 40 (4): 85-92 (2020)Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (7): 1428-1441 (2020)Cache-aware Optimization of BAN Applications, , , , and . Design Automation for Embedded Systems Journal, Springer, (2009)Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators., , , , and . DAC, page 136:1-136:6. ACM, (2016)Programming FPGAs Using OpenCL from Performance Model to Application Study.. ETCD@ASPLOS, page 11:1. ACM, (2017)WCET-centric partial instruction cache locking., , and . DAC, page 412-420. ACM, (2012)Throughput-oriented kernel porting onto FPGAs., , , , and . DAC, page 11:1-11:10. ACM, (2013)