( en | de | ru )

 

Disambiguation of "García, José M."

Author of the publication

copydeleteadd this publication to your clipboard
Extending SRT for parallel applications in tiled-CMP architectures.

, , and . IPDPS, page 1-8. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José García

José Jara García

José García Lojácono

Juan-José García-Celma

José María García Laborda

 

Other publications of authors with the same name

Accelerating Grid Kernels for Virtual Screening on Graphics Processing Units., , and . PARCO, volume 22 of Advances in Parallel Computing, page 413-420. IOS Press, (2011)Evaluating the DIPORSI Framework: Distributed Processing of Remotely Sensed Imagery., , , and . PVM/MPI, volume 2131 of Lecture Notes in Computer Science, page 401-409. Springer, (2001)Offloading strategies for Stencil kernels on the KNC Xeon Phi architecture: Accuracy versus performance., , , and . Int. J. High Perform. Comput. Appl., (2020)Exploiting silicon photonics for energy-efficient heterogeneous parallel architectures., and . Concurr. Comput. Pract. Exp., 26 (15): 2489-2491 (2014)Simulation of P systems with active membranes on CUDA., , , , , and . Briefings Bioinform., 11 (3): 313-322 (2010)Simulating a P system based efficient solution to SAT by using GPUs., , , , , and . J. Log. Algebraic Methods Program., 79 (6): 317-325 (2010)Implementing P Systems Parallelism by Means of GPUs., , , , , and . Workshop on Membrane Computing, volume 5957 of Lecture Notes in Computer Science, page 227-241. Springer, (2009)Accelerating collision detection for large-scale crowd simulation on multi-core and many-core architectures., , , , and . Int. J. High Perform. Comput. Appl., 28 (1): 33-49 (2014)ICCI: In-Cache Coherence Information., , and . IEEE Trans. Computers, 64 (4): 995-1014 (2015)Efficient Eager Management of Conflicts for Scalable Hardware Transactional Memory., , and . IEEE Trans. Parallel Distributed Syst., 24 (1): 59-71 (2013)