Author of the publication

A 1 TOPS/W Analog Deep Machine-Learning Engine With Floating-Gate Storage in 0.13 µm CMOS.

, , , and . IEEE J. Solid State Circuits, 50 (1): 270-281 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Real-Time Instance-Aware Segmentation and Semantic Mapping on Edge Devices., , , and . IEEE Trans. Instrum. Meas., (2023)A current-reuse complementary-input chopper-stabilized amplifier for neural recording., , , and . NEWCAS, page 85-88. IEEE, (2014)On the Impact of Approximate Computation in an Analog DeSTIN Architecture., , , and . IEEE Trans. Neural Networks Learn. Syst., 25 (5): 934-946 (2014)Inner-approximations of domains of attraction for discrete-time switched systems with arbitrary switching., , and . CDC, page 6531-6536. IEEE, (2017)30.10 A 1TOPS/W analog deep machine-learning engine with floating-gate storage in 0.13μm CMOS., , , and . ISSCC, page 504-505. IEEE, (2014)Fatigue Detection Technology for Online Learning., and . NaNA, page 272-277. IEEE, (2021)Dwell time based stabilisability criteria for discrete-time switched systems., , , and . Int. J. Systems Science, 48 (14): 3087-3097 (2017)Dimension-2 poset competition numbers and dimension-2 poset double competition numbers., and . Discret. Appl. Math., 158 (6): 706-717 (2010)Implications of Spectral Interlacing for Quantum Graphs., , , and . Entropy, 25 (1): 109 (January 2023)Two minimal forbidden subgraphs for double competition graphs of posets of dimension at most two., and . Appl. Math. Lett., 22 (6): 841-845 (2009)