( en | de | ru )

 

Disambiguation of "Fricke, Florian"

Author of the publication

copydeleteadd this publication to your clipboard
Tool flow for automatic generation of architectures and test-cases to enable the evaluation of CGRAs in the context of HPC applications.

, , and . DASIP, page 1-2. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wolfgang Florian Fricke

Horst Fricke

Albert Fricke

Otto Fricke

Otto Fricke

 

Other publications of authors with the same name

Application Runtime Estimation for AURIX Embedded MCU Using Deep Learning., , , , , , and . SAMOS, volume 13511 of Lecture Notes in Computer Science, page 235-249. Springer, (2022)A Design Methodology for the Next Generation Real-Time Vision Processors., , , , and . ARC, volume 9625 of Lecture Notes in Computer Science, page 14-25. Springer, (2016)Automatic Tool-Flow for Mapping Applications to an Application-Specific CGRA Architecture., , , , and . IPDPS Workshops, page 147-154. IEEE, (2019)Artificial Intelligence for Mass Spectrometry and Nuclear Magnetic Resonance Spectroscopy Using a Novel Data Augmentation Method., , , , , , , , , and . IEEE Trans. Emerg. Top. Comput., 10 (1): 87-98 (2022)Automatic Toolflow for VCGRA Generation to Enable CGRA Evaluation for Arithmetic Algorithms., , , , and . ARC, volume 11444 of Lecture Notes in Computer Science, page 277-291. Springer, (2019)Redesign of an educational robot platform using web-based programming., , , , , and . WESE, page 3:1-3:8. ACM, (2016)Artificial Intelligence for Mass Spectrometry and Nuclear Magnetic Resonance Spectroscopy., , , , , , , , , and 1 other author(s). DATE, page 615-620. IEEE, (2021)An Integrated on-Silicon Verification Method for FPGA Overlays., , , and . J. Electron. Test., 35 (2): 173-189 (2019)Edge GPU based on an FPGA Overlay Architecture using PYNQ., , , , and . SBCCI, page 1-6. IEEE, (2022)A Rapid Prototyping Method to Reduce the Design Time in Commercial High-Level Synthesis Tools., , , and . IPDPS Workshops, page 253-258. IEEE Computer Society, (2016)