( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET.

, , , , , , , , , , , , , , и . IEEE J. Solid State Circuits, 55 (1): 38-48 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Caroline Toifl

Gerald Toifl

Thomas Thomas

Thomas Baron

Untersuchungen an ungeschädigten und durch Pilzbefall geschädigten Nadelholzbauteilen mit ausgewählten Prüfverfahren. TU Dresden, (2009)

Thomas Harasim

Die Rolle des nucleostemin-Gens in dem Prozess der Ribosomenbiogenese. Uni München, (2009)
 

Другие публикации лиц с тем же именем

A 2.6 mW/Gbps 12.5 Gbps RX With 8-Tap Switched-Capacitor DFE in 32 nm CMOS., , , , , , , , , и 3 other автор(ы). IEEE J. Solid State Circuits, 47 (4): 897-910 (2012)Adaptive high-speed and ultra-low power optical interconnect for data center communications., , , , , , , и . ICTON, стр. 1-4. IEEE, (2017)Analysis of parameter-independent PLLs with bang-bang phase-detectors., , , и . ICECS, стр. 299-302. IEEE, (1998)23.6 A 30Gb/s 0.8pJ/b 14nm FinFET receiver data-path., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 408-409. IEEE, (2016)A 5.7mW/Gb/s 24-to-240Ω 1.6Gb/s thin-oxide DDR transmitter with 1.9-to-7.6V/ns clock-feathering slew-rate control in 22nm CMOS., , , , , , , , и . ISSCC, стр. 310-311. IEEE, (2013)A 24-to-72GS/s 8b time-interleaved SAR ADC with 2.0-to-3.3pJ/conversion and >30dB SNDR at nyquist in 14nm CMOS FinFET., , , , , , , , , и . ISSCC, стр. 358-360. IEEE, (2018)Design Techniques for High-Speed Multi-Level Viterbi Detectors and Trellis-Coded-Modulation Decoders., , , , , , , , , и 3 other автор(ы). IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (10): 3529-3542 (2018)F5: Enabling New System Architectures with 2.5D, 3D, and Chiplets., , , , , и . ISSCC, стр. 529-532. IEEE, (2021)Active compensation of supply noise for a 5-GHz VCO in 45-nm CMOS SOI technology., и . ISCAS, стр. 2617-2620. IEEE, (2008)A highly digital 0.5-to-4Gb/s 1.9mW/Gb/s serial-link transceiver using current-recycling in 90nm CMOS., , , , , , и . ISSCC, стр. 152-154. IEEE, (2011)