Author of the publication

A 0.45-to-1.8 GHz synthesized injection-locked bang-bang phase locked loop with fine frequency tuning circuits.

, , , , , and . Sci. China Inf. Sci., 62 (6): 62405:1-62405:16 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High-Speed Target Tracking System Based on a Hierarchical Parallel Vision Processor and Gray-Level LBP Algorithm., , , and . IEEE Trans. Syst. Man Cybern. Syst., 47 (6): 950-964 (2017)Terahertz detector for imaging in 180-nm standard CMOS process., , , , and . Sci. China Inf. Sci., 60 (8): 82401 (2017)A LO-leakage auto-calibrated CMOS IEEE802.11b/g WLAN transceiver., , and . ISCAS, page 3912-3915. IEEE, (2007)DeepTempo: A Hardware-Friendly Direct Feedback Alignment Multi-Layer Tempotron Learning Rule for Deep Spiking Neural Networks., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (5): 1581-1585 (2021)An 8-T Processing-in-Memory SRAM Cell-Based Pixel-Parallel Array Processor for Vision Chips., , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (11): 4249-4259 (November 2023)A 56-Gb/s Reconfigurable Silicon-Photonics Transmitter Using High-Swing Distributed Driver and 2-Tap In-Segment Feed-Forward Equalizer in 65-nm CMOS., , , , , , , , , and 5 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 69 (3): 1159-1170 (2022)Design of a PAM-4 VCSEL-Based Transceiver Front-End for Beyond-400G Short-Reach Optical Interconnects., , , , , , , , , and 6 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 69 (11): 4345-4357 (2022)A 2.4-3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique., , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (3): 929-941 (2017)A Compact High-Quality Image Demosaicking Neural Network for Edge-Computing Devices., , , , , and . Sensors, 21 (9): 3265 (2021)A 0.0035-mm2 0.42-pJ/bit 8-32-Gb/s Reference-Less CDR Incorporating Adaptively-Biased ChargeSharing Integrator, Alexander PFD, and 1-Tap DFE., , , , , , , , , and 1 other author(s). ESSCIRC, page 177-180. IEEE, (2023)