( en | de | ru )

 

Disambiguation of "Chen, Sao-Jie"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware implementation of a real-time distributed video decoder.

, , , , and . DSP, page 659-664. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jie Chen

Jie Chen

Said Moussa Saoumi

Zhou Jie

Yucheng Jie

 

Other publications of authors with the same name

Tutorial 1B: Transistors: Past, present and future., and . SoCC, page 1-2. IEEE, (2016)Multiple-Symbol Parallel CAVLC Decoder for H.264/AVC., , , and . APCCAS, page 1240-1243. IEEE, (2006)A 900 MHz to 5.2 GHz Dual-loop Feedback Multi-band LNA., , , , , , and . ISCAS, page 1024-1027. IEEE, (2009)3D Bidirectional-Channel Routing Algorithm for Network-Based Many-Core Embedded Systems., , , , and . EMC/HumanCom, volume 260 of Lecture Notes in Electrical Engineering, page 301-309. Springer, (2013)Accelerating Coverage Estimation Through Partial Model Checking., , , and . IEEE Trans. Computers, 63 (7): 1613-1625 (2014)An improved distributed video coding with low-complexity motion estimation at encoder., , , and . SoCC, page 111-114. IEEE, (2015)Hmap: a fast mapper for EPGAs using extended GBDD hash tables., , , and . ACM Trans. Design Autom. Electr. Syst., 2 (2): 135-150 (1997)Temporal and Spatial Denoising of Depth Maps., , , , and . Sensors, 15 (8): 18506-18525 (2015)Multilevel routing with jumper insertion for antenna avoidance., , and . Integr., 39 (4): 420-432 (2006)GM Plan: a gate matrix layout algorithm based on artificial intelligence planning techniques., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 9 (8): 836-845 (1990)