( en | de | ru )

 

Disambiguation of "Higuchi, Tatsuo"

Author of the publication

copydeleteadd this publication to your clipboard
A Two-Bit-per-Cell Content-Addressable Memory Using Single-Electron Transistors.

, , , , and . ISMVL, page 32-38. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tatsuo Oguro

Miyoko Higuchi

Shoko Higuchi

Tatsuo Oguro

Tatsuo Oguro

 

Other publications of authors with the same name

Efficient learning of NN-MLP based on individual evolutionary algorithm., and . Neurocomputing, 13 (2-4): 201-215 (1996)A Systematic Approach for Designing Redundant Arithmetic Adders Based on Counter Tree Diagrams., , and . IEEE Trans. Computers, 57 (12): 1633-1646 (2008)Synthesis of Multiple-Valued Logic Networks Based on Tree-Type Universal Logic Module., and . IEEE Trans. Computers, 26 (12): 1297-1302 (1977)Evolutionary graph generation system with transmigration capability for arithmetic circuit design., , and . ISCAS (5), page 171-174. IEEE, (2001)Fast and Robust Fingerprint Identification Algorithm and Its Application to Residential Access Controller., , , , , , and . ICB, volume 3832 of Lecture Notes in Computer Science, page 326-333. Springer, (2006)Minimization of nearest neighbor classifiers based on individual evolutionary algorithm., and . Pattern Recognit. Lett., 17 (2): 125-131 (1996)Fingerprint Restoration Using Digital Reaction-Diffusion System and Its Evaluation., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (8): 1916-1924 (2003)Design of a Field-Programmable Digital Filter Chip Using Multiple-Valued Current-Mode Logic., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (8): 2001-2010 (2003)A unified approach to the optimal synthesis of fixed-point state-space digital filters., and . IEEE Trans. Acoust. Speech Signal Process., 33 (4): 911-920 (1985)Formal Design of Arithmetic Circuits Based on Arithmetic Description Language., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (12): 3500-3509 (2006)