( en | de | ru )

 

Disambiguation of "Nowka, Kevin J."

Author of the publication

copydeleteadd this publication to your clipboard
Approaches to run-time and standby mode leakage reduction in global buses.

, , , , , and . ISLPED, page 188-193. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Ali Kevin

Ulrich Nowka

Helmut Nowka

Anja Nowka

Harry Nowka

 

Other publications of authors with the same name

Designing for a gigahertz guTS integer processor., , , , , , , and . IEEE Micro, 18 (3): 66-74 (1998)Transforming memory systems: Optimizing for client value on emerging workloads.. VLSI-DAT, page 1-2. IEEE, (2012)The design and application of the PowerPC 405LP energy-efficient system-on-a-chip., , and . IBM J. Res. Dev., 47 (5-6): 631-640 (2003)Statistical yield analysis of silicon-on-insulator embedded DRAM., , , , , , , and . ISQED, page 190-194. IEEE Computer Society, (2009)Power Gating with Multiple Sleep Modes., , , and . ISQED, page 633-637. IEEE Computer Society, (2006)Dynamically Pulsed MTCMOS with Bus Encoding for Total Power and Crosstalk Minimization., , , , and . ISQED, page 88-93. IEEE Computer Society, (2005)Circuit design techniques for a gigahertz integer microprocessor., and . ICCD, page 11-16. IEEE Computer Society, (1998)A fast hybrid carry-lookahead/carry-select adder design., , and . ACM Great Lakes Symposium on VLSI, page 149-152. ACM, (2001)On-Chip Delay Measurement Based Response Analysis for Timing Characterization., , , , , and . J. Electron. Test., 26 (6): 599-619 (2010)A 1.0-GHz single-issue 64-bit powerPC integer processor., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 33 (11): 1600-1608 (1998)