( en | de | ru )

 

Disambiguation of "Chu, Chris C. N."

Author of the publication

copydeleteadd this publication to your clipboard
Area optimization of resilient designs guided by a mixed integer geometric program.

, , , and . DAC, page 130:1-130:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hoan-Tschel Chung

Hans-Joachim Chun

Chien-Ren Chu

Chi Chu

Ping Chu

 

Other publications of authors with the same name

FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (1): 70-83 (2008)Twin binary sequences: a nonredundant representation for general nonslicing floorplan., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (4): 457-469 (2003)Transition time bounded low-power clock tree construction., , and . ISCAS (3), page 2445-2448. IEEE, (2005)Area optimization of resilient designs guided by a mixed integer geometric program., , , and . DAC, page 130:1-130:6. ACM, (2016)Self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration., , and . DAC, page 42:1-42:6. ACM, (2016)The coming of age of physical synthesis., , and . ICCAD, page 246-249. IEEE Computer Society, (2007)A revisit to floorplan optimization by Lagrangian relaxation., , and . ICCAD, page 164-171. ACM, (2006)TPL-Aware Displacement-driven Detailed Placement Refinement with Coloring Constraints., and . ISPD, page 75-80. ACM, (2015)An efficient routing tree construction algorithm with buffer insertion, wire sizing and obstacle considerations., , and . ASP-DAC, page 361-366. IEEE Computer Society, (2004)FastRoute 2.0: A High-quality and Efficient Global Router., and . ASP-DAC, page 250-255. IEEE Computer Society, (2007)