Author of the publication

Small-area high-accuracy ODT/OCD by calibration of global on-chip for 512M GDDR5 application.

, , , , , and . CICC, page 717-720. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Effect of Providing a Web-Based Collaboration Medium for Remote Customer Troubleshooting Tasks., , , and . HCI (9), volume 4558 of Lecture Notes in Computer Science, page 47-53. Springer, (2007)A 7.5Gb/s referenceless transceiver for UHDTV with adaptive equalization and bandwidth scanning technique in 0.13µm CMOS process., , , , and . ASP-DAC, page 89-90. IEEE, (2013)Low Power Cache with Successive Tag Comparison Algorithm., , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 599-606. Springer, (2003)3-Gb/s High-Speed True Random Number Generator Using Common-Mode Operating Comparator and Sampling Uncertainty of D Flip-Flop., , , and . IEEE J. Solid State Circuits, 52 (2): 605-610 (2017)Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator With Application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC., , , , , , , , and . IEEE J. Solid State Circuits, 52 (4): 1077-1090 (2017)An on-chip soft-start technique of current-mode DC-DC converter for biomedical applications., , , and . APCCAS, page 500-503. IEEE, (2010)A 32 Gb/s Rx only equalization transceiver with 1-tap speculative FIR and 2-tap direct IIR DFE., , , and . VLSI Circuits, page 1-2. IEEE, (2016)A 90.2% Peak Efficiency Multi-Input Single-Inductor Multi-Output Energy Harvesting Interface With Double-Conversion Rejection Technique and Buck-Based Dual-Conversion Mode., , , , , and . IEEE J. Solid State Circuits, 56 (3): 961-971 (2021)A 32-Gb/s Dual-Mode Transceiver With One-Tap FIR and Two-Tap IIR RX Only Equalization in 65-nm CMOS Technology., , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (8): 1567-1574 (2021)A 25 Gb/s Wireline Receiver With Feedforward and Feedback Equalizers at Analog Front-End., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (2): 404-408 (2022)